UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO. CONFIRMATION NO.	
09/698,550	10/27/2000	Shervin Moloudi	15258US06 5013	
	7590 04/16/200 S HELD & MALLOY,	EXAMINER		
500 WEST MA	DISON STREET	MILORD, MARCEAU		
SUITE 3400 CHICAGO, IL	60661	ART UNIT	PAPER NUMBER	
			2618	
			MAIL DATE	DELIVERY MODE
			04/16/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary		Applicat	ion No.	Applicant(s)				
		09/698,5	50	MOLOUDI ET AL.	MOLOUDI ET AL.			
		Examine	r	Art Unit				
		Marceau		2618				
Period fo	The MAILING DATE of this communica or Reply	tion appears on th	e cover sheet with the	correspondence ad	ldress			
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).								
Status								
1)🖂	Responsive to communication(s) filed	on <i>10 January 20</i> 0	08.					
-		☐ This action is						
3)	Since this application is in condition for	· allowance excep	t for formal matters, pr	osecution as to the	e merits is			
·	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims								
4)🖂	Claim(s) <u>1-93</u> is/are pending in the app	olication.						
	4a) Of the above claim(s) is/are withdrawn from consideration.							
	Claim(s) <u>33-38 and 70-75</u> is/are allowe							
· <u> </u>	6)⊠ Claim(s) <u>1-15,23-32,39-62 and 76-93</u> is/are rejected.							
· —	Claim(s) <u>16-22 and 63-69</u> is/are object	<u>-</u>						
′=	<u> </u>							
•—	on Papers		1					
		•						
9) The specification is objected to by the Examiner.  10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.								
10)								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority น	ınder 35 U.S.C. § 119							
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>								
Attachment(s)								
1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)								
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date			Paper No(s)/Mail D 5) Notice of Informal 6) Other:					

Application/Control Number: 09/698,550 Page 2

Art Unit: 2618

#### **DETAILED ACTION**

### Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-15, 23-32, 39-62, 76-93 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dacus et al (US Patent No 6223061 B1) and Williams (US Patent No 5557642).

Regarding claims 1- 5, 15, 23-24, Dacus et al discloses a mixer (figs. 2-3; figs. 9-10), comprising: a track and hold circuit (66 of fig. 2) to track and hold a first signal which is the first mixer (310 of fig. 9) which is also the first mixer in response to a second signal (col. 14, lines 19-51; col. 15, lines 17-26; col. 7, line 52- col. 8, line 32; col. 9, line 58- col. 10, line 16).

However, Dacus et al does not specifically disclose the feature of a bandpass circuit in cooperation with the track and hold circuit; wherein the track and hold circuit comprises first and second output signals, the mixer further comprising a buffer to combine the first and second

output signals; wherein the bandpass circuit comprises an inductor and capacitor each being coupled to the track and hold circuit, the inductor and capacitor cooperating to provide a time constant related to a frequency of the first signal.

On the other hand, Williams, from the same field of endeavor, discloses a direct conversion receiver utilizing a sample and hold circuit for sub sampling the input signal. The output of the sample and hold circuit is applied to a sigma-delta loop to provide a high speed low resolution data stream which in turn is applied to a decimator which provides a high precision, low data rate signal having quadrature outputs (fig. 3;ol. 3, lines 49-56). In addition, the output signal from amplifier is sub-sampled by sample and hold circuit clocked by clock CLK1. This allows the frequency of clock signal CLK1 to be conveniently adjusted. By "sub-sampling" signal A, sample and hold circuit 331 provides aliased copies of the original signal (col. 4, lines 18-65). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the technique of Williams to the system of Dacus in order to provide a direct conversion receiver utilizing a sample and hold circuit.

Regarding claim 6, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the switch comprises a transistor having a gate coupled to the second signal (col. 11, lines 5-34).

Regarding claim 7, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) comprises a source coupled to the first signal (col. 14, lines 7-31).

Regarding claim 8, Dacus et al discloses a mixer (figs. 2-3; figs. 9-10) wherein the transistor further comprises a drain, and the bandpass circuit comprises a capacitor coupled to the drain (col. 9, lines 1-59)

Art Unit: 2618

Regarding claim 9, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the bandpass circuit comprises a capacitor coupled to the drain (col. 9, lines 1-59).

Regarding claim 10, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the bandpass circuit further comprises an inductor coupled to the source of the transistor (col. 9, lines 1-59).

Regarding claim 11, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the capacitor and inductor cooperate to provide a time constant related to a frequency of the first signal (col. 14, line 31- col. 15, line 15).

Regarding claim 12, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the bandpass circuit further comprises an inductor coupled to the source of the transistor (col. 9, lines 1-59).

Regarding claim 13, Dacus et al as modified discloses a mixer (figs. 3-4; figs. 9-10), wherein the transistor further comprises a drain, and the bandpass circuit comprises a capacitor coupled to the drain (col. 12, lines 5-col. 13, line 16).

Regarding claim 14, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10), wherein the capacitor and inductor cooperate to provide a time constant related to a frequency of the first signal (col. 11, lines 11-41).

Regarding claim 25, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the second transistor further comprises a drain coupled to the output of the transistor (col. 10, line 53- col. 11, line 38).

Regarding claim 26, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the bandpass circuit comprises a capacitor coupled to the output of the transistor (col. 9, lines 56-67; lines 3-23).

Regarding claim 27, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the second transistor further comprises a source, and the bandpass circuit further comprises an inductor coupled to the source of the second transistor (col. 10, lines 3-65).

Regarding claim 28, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the capacitor and inductor cooperate to provide a time constant related to a frequency of the first signal (col. 12, lines 12-53; col. 13, lines 1-26).

Regarding claim 29, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the second transistor further comprises a source, and the bandpass circuit further comprises an inductor coupled to the source of the second transistor (col. 10, lines 3-65).

Regarding claim 30, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the bandpass circuit comprises a capacitor coupled to the output of the transistor (col. 9, lines 1-59)

Regarding claim 31, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the capacitor and inductor cooperate to provide a time constant related to a frequency of the first signal (col. 12, lines 12-53; col. 13, lines 1-26).

Regarding claim 32, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the track and hold circuit and the bandpass circuit each comprises a differential circuit, the first and second signals each being differential signals (col. 7, line 12- col. 8, line 54)

Art Unit: 2618

Regarding claims 39 and 43, Dacus et al discloses a mixer (figs. 2-3; figs. 9-10) comprising: a control input, and a mixed signal output (col. 14, lines 19-51; col. 15, lines 17-26; col. 7, line 52- col. 8, line 32; col. 9, line 58- col. 10, line 16).

However, Dacus et al does not specifically disclose the feature of a track and hold circuit having a signal input; a bandpass circuit coupled to the signal input and the mixed signal output.

On the other hand, Williams, from the same field of endeavor, discloses a direct conversion receiver utilizing a sample and hold circuit for sub sampling the input signal. The output of the sample and hold circuit is applied to a sigma-delta loop to provide a high speed low resolution data stream which in turn is applied to a decimator which provides a high precision, low data rate signal having quadrature outputs (fig. 3;ol. 3, lines 49-56). In addition, the output signal from amplifier is sub-sampled by sample and hold circuit clocked by clock CLK1. This allows the frequency of clock signal CLK1 to be conveniently adjusted. By "sub-sampling" signal A, sample and hold circuit 331 provides aliased copies of the original signal (col. 4, lines 18-65). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the technique of Williams to the system of Dacus in order to provide a direct conversion receiver utilizing a sample and hold circuit.

Regarding claim 40, Dacus et al discloses a mixer (figs. 2-3; figs. 9-10) further comprising an input circuit coupled to the signal input (col. 12, lines 5-57).

Regarding claim 41, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the mixed signal output comprises first and second output signals, the mixer further comprising a buffer to combine the first and second output signals (col. 7, lines 12-63).

Art Unit: 2618

Regarding claim 42, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the bandpass circuit comprises an inductor coupled to the signal input and a capacitor coupled to the mixed signal output (col. 9, lines 1-59)

Regarding claim 44, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the switch comprises a transistor having a gate coupled to the control input (col. 9, lines 12-59).

Regarding claim 45, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the transistor further comprises a source coupled to the signal input (col. 12, lines 1-49).

Regarding claim 46, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the transistor further comprises a drain, and the bandpass circuit comprises a capacitor coupled to the drain (col. 9, lines 1-59).

Regarding claim 47, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the bandpass circuit further comprises an inductor coupled to the signal input (col. 12, lines 1-49).

Regarding claim 48, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the capacitor and inductor cooperate to provide a time constant related to a signal frequency applied to the signal input (col. 12, lines 5-col. 13, line 16).

Regarding claim 49, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the bandpass circuit further comprises an inductor coupled to the signal input (col. 9, lines 1-59).

Regarding claim 50, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the transistor further comprises a drain, and the bandpass circuit comprises a capacitor coupled to the drain (col. 9, lines 1-59).

Regarding claim 51, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the capacitor and inductor cooperate to provide a time constant related to a signal frequency applied to the signal input (col. 12, lines 5-col. 13, line 16).

Regarding claim 52, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the track and hold circuit comprises a transistor having an input coupled to the signal input and an output coupled to the mixed signal output, and a current source coupled to the mixed signal output, the current source being controlled by the control input (col. 11, lines 1-38; col. 12, lines 5-col. 13, line 16).

Regarding claim 53, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the current source comprises a second transistor having a gate coupled to the control input (col. 11, lines 1-38; col. 12, lines 5-col. 13, line 16).

Regarding claim 54, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the second transistor further comprises a drain coupled to the mixed signal output (col. 11, lines 1-38;col. 12, lines 5-col. 13, line 16).

Regarding claim 55, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the bandpass circuit comprises a capacitor coupled to the mixed signal output (col. 9, lines 1-59).

Regarding claim 56, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the second transistor further comprises a source, and the bandpass circuit further

comprises an inductor coupled to the drain of the second transistor (col. 11, lines 1-38;col. 12, lines 5-col. 13, line 16).

Regarding claim 57, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the capacitor and inductor cooperate to provide a time constant related to a signal frequency applied to the signal input (col. 12, lines 12-53; col. 13, lines 1-26).

Regarding claim 58, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the second transistor further comprises a source, and the bandpass circuit further comprises an inductor coupled to the source of the second transistor (col. 11, lines 1-38;col. 12, lines 5-col. 13, line 16).

Regarding claim 59, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the bandpass circuit comprises a capacitor coupled to the mixed signal output (col. 10, lines 20-67; col. 9, lines 1-59).

Regarding claim 60, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the capacitor and inductor cooperate to provide a time constant related to a signal frequency applied to the signal input (col. 14, lines 7-34; col. 12, lines 12-53; col. 13, lines 1-26).

Regarding claims 61-62, Dacus et al discloses a differential mixer (figs. 2-3; figs. 9-10) comprising: a track and hold circuit having a differential signal input, a differential control input, and a differential mixed signal output (col. 14, lines 19-51; col. 15, lines 17-26; col. 7, line 52-col. 8, line 32; col. 9, line 58-col. 10, line 16).

However, Dacus et al does not specifically disclose the feature of a track and hold circuit having a differential signal input; a bandpass circuit coupled to the differential signal input and the differential mixed signal output.

Page 10

On the other hand, Williams, from the same field of endeavor, discloses a direct conversion receiver utilizing a sample and hold circuit for sub sampling the input signal. The output of the sample and hold circuit is applied to a sigma-delta loop to provide a high speed low resolution data stream which in turn is applied to a decimator which provides a high precision, low data rate signal having quadrature outputs (fig. 3:ol. 3, lines 49-56). In addition, the output signal from amplifier is sub-sampled by sample and hold circuit clocked by clock CLK1. This allows the frequency of clock signal CLK1 to be conveniently adjusted. By "sub-sampling" signal A, sample and hold circuit 331 provides aliased copies of the original signal (col. 4, lines 18-65). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the technique of Williams to the system of Dacus in order to provide a direct conversion receiver utilizing a sample and hold circuit.

Regarding claims 76, 80, 87-88, Dacus et al discloses a mixer (figs. 2-3; figs. 9-10) where the first signal being within the frequency band (col. 14, lines 19-51; col. 15, lines 17-26; col. 7, line 52- col. 8, line 32; col. 9, line 58- col. 10, line 16).

However, Dacus et al does not specifically disclose the feature of track and hold means for tracking and holding a first signal in response to a second signal; a limiting means for limiting the response of the track and hold means to a frequency band.

On the other hand, Williams, from the same field of endeavor, discloses a direct conversion receiver utilizing a sample and hold circuit for sub sampling the input signal. The output of the sample and hold circuit is applied to a sigma-delta loop to provide a high speed low resolution data stream which in turn is applied to a decimator which provides a high precision, low data rate signal having quadrature outputs (fig. 3;ol. 3, lines 49-56). In addition, the output

signal from amplifier is sub-sampled by sample and hold circuit clocked by clock CLK1. This allows the frequency of clock signal CLK1 to be conveniently adjusted. By "sub-sampling" signal A, sample and hold circuit 331 provides aliased copies of the original signal (col. 4, lines 18-65). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the technique of Williams to the system of Dacus in order to provide a direct conversion receiver utilizing a sample and hold circuit.

Page 11

Regarding claim 77, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) further comprising means for buffering first signal before being applied to the track and hold (col. 7, lines 12-63).

Regarding claim 78, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the track and hold means comprises first and second output signals, the mixer further comprising means for combining the first and second output signals (col. 7, lines 51- col. 8, line 10).

Regarding claim 79, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10), wherein the limiting means comprises an inductor and capacitor each being coupled to the track and hold means (col. 12, lines 5-col. 13, line 16).

Regarding claim 81, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10), wherein the switch comprises a transistor having a gate coupled to the second signal (col. 9, lines 12-59).

Regarding claim 82, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the transistor filter comprises a source coupled to the first signal (col. 9, lines 12-59).

Regarding claim 83, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the transistor further comprises a drain, and the limiting means comprises a capacitor coupled to the drain (col. 12, lines 5-col. 13, line 16).

Regarding claim 84, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the limiting means further comprises an inductor coupled to the source of the transistor (col. 12, lines 5-col. 13, line 16).

Regarding claim 85, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the bandpass circuit further comprises an inductor coupled to the source of the transistor (col. 12, lines 5-col. 13, line 16).

Regarding claim 86, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) (figs. 3-4), wherein the transistor further comprises a drain, and the bandpass circuit comprises a capacitor coupled to the drain (col. 12, lines 5-col. 13, line 16).

Regarding claim 89, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10), wherein the second transistor further comprises a drain coupled to the output of the transistor (col. 12, lines 5-col. 13, line 16).

Regarding claim 90, Dacus et al discloses a mixer (figs. 2-3; figs. 9-10) wherein the limiting means comprises a capacitor coupled to the output of the transistor (col. 12, lines 5-col. 13, line 16).

Regarding claim 91, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) wherein the second transistor further comprises a source, and the limiting means further comprises an inductor coupled to the source of the second transistor (col. 12, lines 5-col. 13, line 16).

Regarding claim 92, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10) (figs. 3-4), wherein the second transistor further comprises a source, and the limiting means further comprises an inductor coupled to the source of the second transistor (col. 12, lines 5-col. 13, line 16).

Regarding claim 93, Dacus et al as modified discloses a mixer (figs. 2-3; figs. 9-10), wherein the limiting means comprises a capacitor coupled to the output of the transistor (col. 9, lines 1-59).

# Allowable Subject Matter

1. Claims 33-38, 70-75 are allowed.

## Allowable Subject Matter

2. Claims 16-22, 63-69 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

### Response to Arguments

3. Applicant's arguments with respect to claims 1-15, 23-32, 39-62, 76-87 have been considered but are moot in view of the new ground(s) of rejection.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Marceau Milord whose telephone number is 571-272-7853. The examiner can normally be reached on Monday-Thursday.

Application/Control Number: 09/698,550 Page 14

Art Unit: 2618

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Edward F. Urban can be reached on 571-272-7899. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would

like assistance from a USPTO Customer Service Representative or access to the automated

information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/M. M./

Primary Examiner, Art Unit 2618

/Marceau Milord/

Primary Examiner, Art Unit 2618